Abstract. We investigate the effect of load balancing when performing Cholesky factorization on a massively parallel SIMD computer. In particular we describe a supernodal algorithm for performing sparse Cholesky factorization. The way the matrix is mapped onto the processors has significant effect on its efficiency. We show that this assignment problem can be modeled as a graph coloring problem in a weighted graph. By a simple greedy algorithm, we obtain substantial speedup compared with previously suggested data mapping schemes. Experimental runs have been made on a 16K processor MasPar MP-2 parallel computer using symmetric test matrices with irregular sparsity structure. On these problems our implementation achieves performance rates of well above 200 Mflops in double precision arithmetic.
1. Introduction. The solution of sparse linear systems has long been important for many applications in science and engineering. As these applications are increasingly being moved to parallel computers it becomes crucial to find efficient algorithms to solve such linear systems. In many cases the matrices involved are symmetric positive definite so they can be factored by Cholesky factorization and the linear system solved by forward and back substitution. Iterative methods are also available for solving linear systems, but direct methods might be preferred for reasons of stability and accuracy.
Most of the recent work on parallel implementations of sparse Cholesky factorization has been for vector supercomputers and MIMD multiprocessors 17] . High performance has been achieved on the Cray Y/MP [28] and the Cray-2 [6] . Implementations on MIMD computers are mostly for hypercube architectures, such as the Intel iPSC 11 ], [26] , [30] .
Until recently the conventional wisdom has been that parallel computers based on the SIMD model are better suited for iterative rather than for direct algorithms for solving sparse linear systems. Gilbert and Schreiber 15] attempted to refute that belief by implementing a supernodal, multifrontal algorithm to compute the Cholesky factorization on the Connection Machine CM-2. Despite a disappointing Mflop rate they managed to show the feasibility of direct sparse methods on SIMD computers.
Kratzer 19] demonstrated a method for efficient sparse LU factorization on the MasPar MP-computer by mapping the data onto the processors in a special way. His implementation achieves throughput of up to 11.3 Mflops on a 4K-processor MP-1 using single precision data.
In this paper we implement sparse Cholesky factorization on a 16K processor MasPar MP-2 parallel computer. Our algorithm is similar to Kratzer's for LU factorization, but we introduce a new way of assigning the data to the processors. Direct comparison with the work by Kratzer is difficult because of the differences in computers, but an implementation of Kratzer's mapping scheme on our computer shows that our method gives an improved Mflop rate of about 20%.
We have done experiments on irregular sparse test matrices and have achieved performance rates of up to 219 Mflops in double precision and 287 Mflops in single precision. Even *Received by the editors May 28, 1993; accepted for publication June 14, 1994. tDepartment of Informatics, University of Bergen, Bergen High Tech Center, N-5020 Bergen, Norway (Fredrik. Manne@ii. uib. 
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The paper is organized as follows. We begin in 2 with a brief description of the MasPar MP-2, the parallel computer which we use. Then we provide some background definitions for sparse Cholesky factorization in 3. In 4 we describe the data structures and algorithms in our implementation of the Cholesky factorization. Section 5 discusses how different ways of distributing the data onto the processors affect the performance of our factorization algorithm.
We give numerical results for some practical test matrices in 6 and present our conclusions and observations in the final section of the paper.
2. The MP-2 machine. This section describes the architecture of the MasPar MP-2 parallel computer. It can be skipped by those familiar with the MasPar.
The MasPar MP-2 system is a massively parallel SIMD computer. It is an upgrade of the older MP-1 system [5] , incorporating more powerful processor elements while using the same communication subsystem. The MP-2 consists of two parts: a high performance work station, which acts as a front-end for the system, and a data parallel unit (DPU). The DPU contains between 1024 (1K) and 16384 (16K) processor elements. They are arranged in a two-dimensional, toroidal-wrapped grid called the processor array. The DPU also contains an array control unit (ACU), which provides an interface between the front-end and the processor elements.
All the processor elements receive the same instruction from the ACU at the same time and execute it on their local data. However, individual processor elements can disable themselves based on logical expressions and they can also use indirect references when referring to local data.
The MP-2 provides two types of communication between the processor elements called Xnet and Router. Xnet communication is the faster, but more restricted, procedure. It follows the grid lines of the processor array. Processor elements can .send data any distance to the north, south, west, and east, as well as to the northwest, northeast, southwest, and southeast. The grid lines wrap around, so each processor element always has a neighbor in each of these eight directions.
There are three types of Xnets: basic Xnet, XnetP(ipe), and XnetC(opy). The [29] . Two frequently used heuristics are minimum degree 14] and nested dissection 12] .
After a fill-reducing ordering has been found, the next step in a sparse Cholesky factorization is the symbolic factorization. Its purpose is to find the nonzero structure of L so that memory can be reserved for the nonzeros before their numerical values are computed. In parallel Cholesky factorization it is equally important to know the structure of L to allocate work evenly among the processors.
The last step is the numerical factorization, in which the values of the nonzeros of L are calculated. This is usually the most time-consuming part of the Cholesky factorization.
It is often convenient to view the numeric factorization as a combination of the operations cmod(j, i) and cdiv(i). The operation cmod(j, i), working only on elements below the diagonal, subtracts a multiple of column from column j, where the multiplier is lji, and the operation cdiv(i) divides the column by the square root of its diagonal element. Using these vector operations we can define two variants of Cholesky factorization, column-Cholesky shown in Fig. and submatrix-Cholesky shown in Fig. 2 .
The column-Cholesky variant, which is the method most often used in sequential factorization codes, is also called a fan-in method [17] . Column In submatrix-Cholesky, on the other hand, a column j is modified by column k immediately after the cdiv(k) operation. Column k is sent to all the columns where it is needed and these columns are then modified. Thus this method is often called fan-out or outer product.
The parallel numeric factorization algorithm in this paper is a variant of submatrix-Cholesky.
We now turn to some graph theoretic definitions that are useful in sparse Cholesky factorization.
The graph G(A) ofthe symmetric matrix A is the graph with vertices 1, 2 n and edges In sparse Cholesky factorization we can often take advantage of the fact that some adjacent columns in the factor matrix L may have the same nonzero structure. A set of such columns is called a supernode [1] . Finding and utilizing supernodes in L can give benefits both in computation speed and storage space. In the elimination tree, a supernode appears as a path of nodes in the tree that have the same nontree edges to their common ancestors in the tree. The vertices of a supernode will form a clique in the filled graph G*. 4 . The factorization algorithm. In this section we describe our algorithm for performing sparse Cholesky factorization on the MP-2 computer. As mentioned in 3 it is similar to an algorithm for sparse LU-factorization by Kratzer [19] . We will assume that preordering and symbolic factorization have already been performed.
We will now show how the elements of the factor matrix L are stored on the processor array. We assume that preordering and symbolic factorization have already been .P], where N is the dimension of the matrix A and P is the dimension of the processor array. If M(i) k then matrix column is mapped to processor column k. Similarly, row is mapped to processor row k. Thus element ai,j will be mapped to processor (M(i), M(j)). With this layout each processor in the same column of the processor array will have the same columns from the matrix mapped to it and each processor row will similarly have the same matrix rows mapped to it. The processors on the diagonal of the processor array will receive the same columns as rows, so each diagonal matrix element will therefore be mapped to a diagonal processor.
Each processor has an array column_name containing the indices of the matrix columns that are mapped to this processor. This array is ordered by increasing value.
The nonzeros allocated to each processor are stored in column-major order in a onedimensional array. For each nonzero its floating point value and its local row index is stored. The local row indices are calculated relative to the number of rows mapped to each processor. In order to facilitate look-up into the array of nonzero elements, each processor has a vector giving the starting point of each column. The local column index of an element is given implicitly as the column it belongs to.
Since we assume that the matrix is positive definite each diagonal matrix element is nonzero. This means that the first element of each column on the diagonal processors is a diagonal matrix element. For each of these diagonal elements the local row and column indices will be identical.
We now proceed to describe the algorithm. It is a parallel version of submatrix-Cholesky factorization. The main difference is that we perform the cdiv operations after all the cmod operations have been done. This way we avoid having one processor column performing a cdiv operation while the rest of the processors are idle. Because of this we have to scale column by lji/lii before subtracting it from column j when doing cmod(j, i).
The algorithm operates by performing N outer products in a sequential order. The first step, when performing the th outer product, is to distribute the element li,i to all the processors. The off-diagonal elements from column are then copied across the processor rows. This means that each nonzero entry lj,i (j > i) is copied to each processor in row M(j), along with its local row index j'. Each processor that receives lj,i stores the floating point value in an array guest in position j'. In order to determine whether element j' in guest belongs to column a separate integer array time_stamp is set to in position j'.
If lj,i is nonzero, cmod(j, i) must be performed as a part of the th outer product. Column j is mapped to processor column M(j). Thus the arrival of lj,i and j' on the diagonal processor (M (j), M (j)) indicates that the local column j' should be modified by column i. Remember that on the diagonal processor, j' is also the local index of column j'. The processor (M(j), M(j)) therefore stores the value j' in a list update. When column has been copied all across the processor array the list update will, on each diagonal processor, contain the local indices of the columns on which a cmod operation should be performed. Each diagonal processor now initiates the necessary cmod operations by first dividing each received element lj,i by li,i. The resulting floating point value, together with the local column index j' for column j, is copied to each processor in processor column M(j). Each processor then looks through its elements in column j' and updates the ones for which time_stamp, indexed by the local row index, is equal to i.
The complete algorithm, without the cdiv operation, is given in Fig. 3 . In the algorithm the index of each element is the local index. Capital variables indicate that they are global and have the same value for each processor. On the MasPar each processor is identified by its coordinates in the processor array, denoted by the variables ix and iy. In the algorithm we use this feature to determine if a processor is on the diagonal or not. The all statement makes all the processors active, and copyS [ P] .y x is the XnetC, which copies the value in variable x into the variable y on the next P processors to the south. Since the grid wraps around we use this statement to broadcast the value of x on one processor, into y on all the processors in the same processor column, thus in the algorithm P denotes the dimension of the processor grid.
The algorithm in Fig. 3 actually only computes something resembling an L DL T-factorization. To get the Cholesky factorization we have to divide each column with the square root of its diagonal element, i.e., a cdiv operation. The reason for doing the cdivs last is that it allows us to perform simultaneously one cdiv operation on every processor column. Since the square-root operation is expensive, we want to maximize the number of processors doing a square root at the same time. To do this we distribute diagonal elements down each processor column, perform the square root, and then let each processor send its result down the processor column in an ordered fashion. This lets us trade a square-root operation for an XnetC operation and some loop overhead. Since a double precision square root takes approximately 10 times longer to execute on the MasPar than an XnetC, this arrangement saves execution time. The code for the cdiv operations is given in Fig. 4 Note that the number of copy operations needed to distribute column across the processor array is equal to the maximum number of cmod operations that are performed in the ith outer product. This implies that the maximum number of elements that any processor stores from column is equal to the number of cmod operations performed. Thus a mapping that severely limits the number of cmod operations each processor participates in will reduce both the number of steps needed to spread column and the amount of storage needed to hold column i.
We We note that even if each column in Si is mapped to a separate processor column it is not true in general that one can do all the multiplications and subtractions in one step. The reason for this is that if is the first column of a supernode each processor searches through the local column that is being updated and performs an update (multiplication and subtraction) whenever it finds an element where time_stamp is set to i. Thus due to the SIMD nature of the MP-2 we might have to perform more multiplication steps than one. This, however, is true only for the first column in a supernode. For subsequent columns the position of the elements being updated is known and if each column in S is mapped to a separate processor column, the updates are performed in one step.
Finally, we note that the execution time of the cdiv operations depends upon the number of columns that are mapped to the same processor column and how well the nonzeros of each column are spread along its processor column. Since the total time of the Cholesky factorization is completely dominated by the outer products it is not as important to spread the matrix columns evenly on the processor columns in order to reduce the time spent on the cdivs.
From the above discussion we propose the following measure of the quality of a mapping: The total number of parallel cmod operations should be minimized. This will also reduce the number of multiplications, speed up the spreading of each column, and reduce the maximal number of nonzeros assigned to each processor from each matrix column.
5.2.
Optimizing the data mapping. We now try to find mappings giving few cmod operations on each processor column. Consider again the th outer product. It will update only columns that are both ancestors of in the elimination tree and adjacent to in the filled graph. Thus two columns that are unrelated in the elimination tree will never be updated by the same outer product. This was observed by Kratzer 19] who proposed that column should be mapped to processor column M(i) (L(i) mod P), where L(i) is the length ofthe path in the elimination tree from to the root of the tree. The value L (i) is the level of in the elimination tree. Thus we see that two columns and j, where (L(i) mod P) (L(j) mod P) will be mapped to the same processor column. If li,k and lj,k are nonzeros, then in the kth outer product, processor column (L(i) mod P) will have to perform two cmods.
We now proceed to set up a graph-theoretical framework that allows us to look at this problem of minimizing the number of cmods from a different viewpoint.
Let G(A) be the adjacency graph of a matrix A. The filled graph G* (A) can be constructed by playing the elimination game on G(A). The game consists of eliminating the vertices of G(A), one after the other, and at the same time adding fill edges to G*(A). When vertex is eliminated it is removed from consideration and its higher-numbered neighbors are made into a clique by adding edges.
We now have a succession ofpossibly overlapping cliques F1 FN-1 in G*(A), where the clique Fi contains the higher-numbered neighbors of vertex i. These cliques are also called fronts and play an important role in the multifrontal method [8] , [23] . is minimum, where Ci is the maximum number of vertices with the same color in clique Fi. If we can solve this problem exactly then we will have a mapping that gives the minimum number of cmod operations for the Cholesky factorization algorithm presented in 4. The mapping is not guaranteed to be optimal with respect to the time that the factorization takes, but since the cmods take such a big portion of the time we are likely to be close to that optimum.
Assume that we have clique Fi {jl, j2, j3, j4}. If the vertices jl and j2 are colored with the same color p, then there is no extra cost in assigning the other two vertices j3 and j4 the same color q, p -q. This aspect of the problem complicates the task of designing efficient algorithms that generate good solutions. Therefore we have reformulated the problem in order to make it easier to design good approximation algorithms. However we want those algorithms to give solutions that also are good for the original mapping problem.
In the new problem we introduce weights on the edges of G*(A), giving the weighted graph G (A). The weight w on each edge (j, k) is defined as follows:
The value w(j, k) is the number of frontal cliques of which j and k are both members. Equivalently, w(j, k) denotes how many outer products update both columns j and k. If w(j, k) is large then it will be difficult to assign j and k colors without conflicting with the colors of other nodes. If M(j) M(k) then there are w(j, k) frontal cliques that contain at least two nodes with the same color. Thus, if w(j, k) is large the likelihood of M(j) M(k) giving a contribution to some Ci increases. This leads to the following weighted graph coloring problem:
Given Go and a positive number P, find a coloring M {1
is minimum.
The above problem can be seen to be equivalent to a problem called multiway partition [20] . This problem is concerned with breaking up a weighted graph into a fixed number of parts, minimizing the weight of the external edges lying between the parts. The equivalence comes from the fact that the multiway partition is maximizing the weight of the internal edges, i.e., edges between nodes with the same color, and by negating the weights we get the above coloring problem. The multiway partition problem for general graphs is NP-hard, even when restricted to only two colors [10] . Since G(A) is chordal it might be possible to solve the problem in polynomial time on this graph, although we know of no such method.
There are a number of heuristic algorithms for the multiway partition problem for general graphs [3] , [9] , [18] . Most of them are based on repeated application of a heuristic for bipartition. They are quite complex and take limited advantage of special structure in the input graph.
We implemented one approximation algorithm for the weighted coloring problem on general graphs [27] , but it did not give good solutions for our input graphs, in spite of the relatively high time complexity of O(N EI P), where E is the edge set of G*(A). 5 .3. The algorithm. We are now ready to describe our approximation algorithm for the weighted coloring problem.
A feature of G is that edges between higher-numbered vertices in general have more weight than edges between lower-numbered ones. It is therefore important to get a good mapping of the higher-numbered vertices. Based on this observation we propose the following algorithm for computing M: Set M(N) Fig. 5 . The array cost is used to accumulate the cost of coloring the current vertex with a given color. The main purpose of the array last is to avoid having to clear the cost-array in each iteration of the outer loop. It records which colors currently have positive cost associated with them in the current iteration. Thus if last[r then color r has already had cost assigned to it in this iteration, so we can add to that value; otherwise the value in cost[r] is from a previous iteration and should be overwritten.
When we determine k in the algorithm in Fig. 5 we start the search from position L (i) mod P, where L(i) is the level of column in the elimination tree. This is done in order to get an even spread of the columns that can be colored at no cost.
In our experiments this approximation algorithm for the weighted coloring problem gave quite good solutions to the original problem of minimizing the number of cmod operations. We infer this from the fact that the solutions were never more than 15% from a lower bound that we believe to be somewhat lower than the optimal solution. We did try some other simple heuristics, without managing to improve upon the one we present here. It should be noted, though, that in our algorithm we take advantage of special properties of the input graph, so even if it seems to give us good solutions we do not expect the algorithm to do as well on general graphs. So far we have not discussed how the weight of each edge can be calculated efficiently. We do this in a way quite similar to the symbolic factorization. We consider the nodes from through N. When considering node we add a weight of one to each edge going between higher numbered neighbors of in G. Thus we increase the weight by one on all those edges that the symbolic factorization would have added to G if they were not already present. Just as in symbolic factorization we may take advantage of the supernodes when calculating the weights of the edges in G. Consider supernode J, consisting of columns through j. We first look at a node k such that < k < j. Then each edge going from vertex k to higher-numbered vertices will receive an extra weight of k from the other nodes in J. Now looking at nodes that are outside the supernode J, we know that each edge that will be updated by vertex j will also be updated by the other vertices in supernode J. Thus it is sufficient to increase the weight of the edges that would have been updated by j by a factor of j + 1. The complete algorithm is shown in Fig. 6 . The indices giving the beginning and end of each supernode are stored in the array sup. There are U supernodes altogether.
Since the calculation of weights and symbolic factorization are similar kinds of operations they could be merged into one operation giving low overhead compared with the symbolic factorization alone. In our present implementation, however, we do these operations separately. This is because we use routines from Sparspak [13] for the symbolic factorization.
Finally we suggest another way of characterizing the weights of the edges of G*. This method is based on row subtrees [22] . The th row subtree of L is a subtree of the elimination tree for L rooted at node that has been pruned of all nodes that are not adjacent to in G*. The weight w(j, k) can now be interpreted as the number of vertices in the intersection of the row subtrees of j and k. This representation can potentially lead to a method of calculating the weights without explicitly computing the symbolic factorization. The test matrices fall into two groups. One contains BCS structural engineering matrices from the Harwell-Boeing collection [7] . They were ordered using the minimum-degree algorithm from Sparspak [13] . Symbolic factorization was performed sequentially with a routine from Sparspak.
The other type of test matrices represents two-dimensional k k nine-point grids and three-dimensional k k k twenty-seven point grids. They were preordered by Sparspak's automatic nested dissection heuristic and the symbolic factorization computed sequentially. After the symbolic factorization of each matrix we computed its partition into supernodes.
We show some of the characteristics of the test matrices in Table 1 . The dimension of each matrix is given as well as the number of nonzeros in its Cholesky factor and the height of the elimination tree. The column labeled Work gives the number of floating point operations involved in factoring the matrix in Mflops. Columns NZ64 and NZ128 denote the maximum number of nonzeros per processor in the 4K and 16K processor implementation, respectively, if the nonzeros would be distributed as evenly as possible. These numbers are really (#nonzeros)/4K] and (#nonzeros) / 16K].
In addition Table 1 gives lower bounds on the total number of cmod-operations required for factoring the matrix. These numbers were found by calculating for each column the number of nonzeros below the diagonal divided by the number of processor columns (64 or 128) and taking the ceiling of the result. This gives the minimum number of cmods needed when performing the outer product with this column, if all the processor columns are working simultaneously. Adding these numbers for all columns of the matrix gives the values denoted by LB64 and LB 128. The number of cm0ds required is the main distinguishing factor between the different mapping schemes discussed in 5. Table 2 shows the results of factoring the test matrices on a 128-by-128 PE array (16K processors) in single and double precision. We tried three different assignments ofthe nonzeros to the processors. The method called Min_Cost is our new method described in 5, Levels refers to the scheme of Kratzer 19] , and C&S is short for the "Cut & Stack" method where the matrix is cut up into pieces that are P-by-P and stacked on the processor array in the obvious way (i.e., M(i) mod P). This last method is a simple approach that works well for dense problems [4] , and we include it here to show how it can be improved upon for sparse factorization.
Column Nz gives the maximum number of nonzeros on any processor for each layout scheme and each matrix. Column Cl contains the maximum number of matrix columns (and rows) assigned to any one processor. We also give the number of cmods required for each The results in Table 2 show that the Min_Cost layout scheme consistently gives 10-30% fewer cmods than the Levels scheme. This translates into correspondingly less time required for the factorization and a higher Mflop rate. The Levels method gives in turn 10-20% fewer cmods than the simple C&S. Thus, in our experiments, the new Min_Cost scheme is up to 50% better for sparse factorization than the standard method for dense matrix computation. This result is presented graphically in Fig. 7 , where the number of cmods generated by the three layout schemes are compared with the lower bound from Table 1 .
The large difference between the lowest double precision throughput of 7 Mflops and the highest one of 219 Mflops is characteristic of SIMD computers. The matrix 100-2D that gets the lowest throughput is very sparse and has a relatively high dimension compared with the amount of work required to factor it. Thus a large proportion of the time is spent on overhead, scanning through the columns, and looking for computation. Note, however, that the number of cmods given by the Min_Cost method for this matrix is only 1% from the lower bound. The matrix that gets the highest throughput, 36-3D, has less than .2% density in its Cholesky factor, but has enough operations to keep the processors busy doing useful work.
When considering the Mflop rate it should be noted that the factor matrices we use are slightly denser and thus provide more work than the same matrices in other papers 19] , [26] . For instance the factor matrix for bcsstk30 that Kratzer [19] uses is about 0.9% dense, but our factor matrix is 1.1% dense. The amount of work is not reported in the Kratzer's paper, but is probably proportionally less than what we have. This makes it difficult to compare the Mflop rates even for the same matrices. The reason for this difference is that the preordering algorithms available to us give more fill than the algorithms used in the other papers. On the MasPar MP-2 double precision arithmetic takes between two and three times as long as single precision. Therefore one could expect to more than double the Mflop rate in going from double precision to single precision. In our case the speedup is around 30%. We can use this difference in speedups to crudely estimate, that the portion of time spent doing arithmetic out of the total computation time is about 38%. Table 3 is similar to Table 2 , except that the values are from running the program on a 64-by-64 section of the MP-2. We were not able to try out as large matrices as with the full machine. The reason for this is that each processor has to store more data since we have fewer processors. We also believe that there is some memory overhead in simulating a 64-by-64 PE array.
The data in Table 3 gives some indication of how well the algorithm scales with an increased number of processors. In most cases we get between 1.5 and 2-fold speedup. Although a 128-by-128 PE array has four times as many processors as a 64-by-64 one, it should be taken into account that the number of processor columns is only doubled, so the potential decrease in the number of simultaneous cmods is only by a factor of two. This can be seen in Table 1 comparing the values in NZ64 and NZ128 on one hand and the values in LB64 and LB 128 on the other.
Finally, we note that the maximum number of nonzeros used with each of the different mapping schemes gets closer to the absolute minimum as the size of the matrices increase.
7. Conclusion. We have presented a new method of assigning the nonzeros of a sparse matrix to the processors of a SIMD computer in order to speed up Cholesky factorization of the matrix. It is assumed that the processors are arranged in a grid and communication along the grid lines is fast. Using this new mapping scheme, our implementation of sparse Cholesky factorization achieves a Mflop rate of over 200 on a powerful SIMD computer.
The main purpose of laying out the matrix onto the processors in this special way is to reduce the total number of cmod-operations that must be done. The method we present is a relatively simple greedy algorithm, which seems to get rather close to the lower bounds of the problems tested. It would be interesting to know if an efficient algorithm exists that can find an optimal layout in this respect.
Another way of getting potentially fewer cmods is to find an ordering that gives a lower elimination tree. One can expect that as the elimination tree gets lower, fewer related matrix columns will have to be assigned to the same processor column. The extreme case is when the height is less than 128 (the number of processor columns), then we would only need to do one cmod for each column. A case close to this extreme is shown in the test matrix 100-2D, which has an elimination tree of height 378, dimension 10000, and the Min_Cost layout scheme gives only 10396 cmods.
We have concentrated on minimizing the number of cmod operations, but have not been concerned with optimizing the computation of the cdiv operations. The reason is that the cdivs account for only around 1% of the total execution time according to our experiments. Thus there is very little to gain in optimizing them.
The optimality criteria used for mapping the matrix to the processor array is strongly influenced by the type of Cholesky factorization that we use. Other variants would probably do better with different layout schemes.
As long as there is sufficient work in each outer product we can keep most of the processors busy and there is no need to exploit the large grain parallelism given by the elimination tree. We have experimented with other types of Cholesky factorization, in particular column-Cholesky (or fan-in Cholesky) where the matrix columns were ordered according to a postordering of the elimination tree and assigned to the processor columns in that order (i.e., not wrapped).
In that way it was possible to modify simultaneously all the columns that were on the same level in the tree. This algorithm looked quite good on paper, but was nevertheless slower than the fan-out algorithm presented here. This result is related to speed differences between the various communication primitives provided by MasPar. On another SIMD computer the fan-in algorithm might be more competitive.
We have also tried some other mapping schemes that have proved successful in other circumstances, such as the randomized algorithm of Ogielski and Aiello [25] , that they use with good results for sparse matrix-vector multiplication on a SIMD machine. For sparse Cholesky factorization it gave worse results than the simple C&S. We tried to improve the method by balancing the load on each processor based on the amount of work in each matrix column after the randomization [24] . This was slightly better, but still did not beat C&S.
While the numeric Cholesky factorization ran on a parallel computer in this implementation, all the preprocessing was done sequentially. On the larger test matrices this preprocessing, which included preordering and symbolic factorization in addition to the layout scheme, took considerably more time than the numeric factorization. However, these preliminary stages only have to be performed once for each sparse matrix structure. If we need to factor many matrices with the same structure, but different values, the time spent on preprocessing can be amortized over many numeric factorizations. This is the case in the interior point method for the solution of linear programs [2] , [21 ] .
All preprocessing stages might benefit from running on a parallel computer. The job of finding efficient parallel algorithms for these steps thus awaits further research.
The last step in solving a linear system via Cholesky factorization consists of solving two triangular systems. A parallel version has been implemented on the MP-2 [16] . However the amount of work in the triangular solutions is much less than in the numeric factorization so the processor utilization of that implementation is considerably lower than what we report here.
